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© Constructing LDPC Codes From Loop-Free Encoding Modules
High-speed iterative decoders can readily be implemented in hardware.
NASA’s Jet Propulsion Laboratory, Pasadena, California
A method of constructing certain low-
density parity-check (LDPC) codes by
use of relatively simple loop-free coding
modules has been developed. The sub-
classes of LDPC codes to which the
method applies includes accumulate-re-
peat-accumulate (ARA) codes, accumu-
late-repeat-check-accumulate codes, and
the codes described in “Accumulate-Re-
peat-Accumulate-Accumulate Codes”
(NPO-41305), NASA Tech Briefs, Vol. 31,
No. 9 (September 2007), page 90. All of
the affected codes can be characterized
as serial/parallel (hybrid) concatena-
tions of such relatively simple modules
as accumulators, repetition codes, differ-
entiators, and punctured single-parity
check codes. These are error-correcting
codes suitable for use in a variety of wire-
less data-communication systems that in-
clude noisy channels. These codes can
also be characterized as hybrid turbolike
codes that have projected graph or pro-
tograph representations (for example
see figure); these characteristics make it
possible to design high-speed iterative
decoders that utilize belief-propagation
algorithms.
The present method comprises two
related submethods for constructing
LDPC codes from simple loop-free mod-
ules with circulant permutations. The
first submethod is an iterative encoding
method based on the erasure-decoding
algorithm. The computations required
by this method are well organized be-
cause they involve a parity-check matrix
having a block-circulant structure.
The second submethod involves the
use of block-circulant generator matri-
ces. The encoders of this method are
very similar to those of recursive convo-
lutional codes. Some encoders accord-
ing to this second submethod have been
implemented in a small field-program-
mable gate array that operates at a speed
of 100 megasymbols per second.
By use of density evolution (a compu-
tational-simulation technique for analyz-
ing performances of LDPC codes), it has
been shown through some examples
that as the block size goes to infinity, low
iterative decoding thresholds close to
channel capacity limits can be achieved
for the codes of the type in question hav-
ing low maximum variable node de-
grees. The decoding thresholds in these
examples are lower than those of the
best-known unstructured irregular
LDPC codes constrained to have the
same maximum node degrees. Further-
more, the present method enables the
construction of codes of any desired rate
with thresholds that stay uniformly close
to their respective channel capacity
thresholds.
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A Simple Rate-1/2 ARA Code is depicted here with its protograph representation as an example of codes to which the present method applies. An encoder
for this code includes a precoder in the form of a punctured accumulator.
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